



SAN 09/434,082

PATENT

10/c  
C. R. R.  
2-14-02**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Applicant: Kevin J. Ryan

Examiner: James Peikari

Serial No.: 09/434,082

Group Art Unit: 2186

Filed: November 5, 1999

Docket: 303.306US2

Title: PIPELINED PACKET-ORIENTED MEMORY SYSTEM HAVING A  
UNIDIRECTIONAL COMMAND AND ADDRESS BUS AND A  
BIDIRECTIONAL DATA BUS

**AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111****RECEIVED**

Commissioner for Patents  
Washington, D.C. 20231

FEB 05 2002

Technology Center 2100

Applicant has reviewed the Office Action mailed on July 30, 2001. Please amend the  
above-identified patent application as follows.

**IN THE SPECIFICATION**

Please make the paragraph substitutions indicated in the appendix entitled Clean Version  
of Amended Specification Paragraphs. The specific changes incorporated in the substitute  
paragraphs are shown in the following marked-up versions of the original paragraphs:

**The paragraph beginning at page 8, line 3 is amended as follows:**

Each memory subsystem 130 includes a C/A buffer register 131, a plurality M of memory  
devices 135 and a data buffer register 141. C/A buffer register 131 receives and latches the  
command and address information from C/A bus 110. As illustrated in Figure 1, buffer register  
131 is connected between the command and address bus 110 and the plurality of memory devices  
135.1 through 135.M. In one embodiment, memory system 100 has eight memory subsystems  
and eight memory devices 135 (i.e. N plus M equals [eight] sixteen). In another embodiment,  
memory devices 135 are dynamic random access memory devices (DRAMs). The number of  
memory devices 135 connected to each buffer register 131 may, however, differ from that shown  
in memory system 100 without departing from the spirit of the present invention.